GPU-based Line Probing Techniques for Mikami Routing Algorithm

Chiu-Yi Chan†
s996004@mail.yzu.edu.tw
Jiun-Li Lin⋆
p76004148@mail.ncku.edu.tw
Lung-Sheng Chien⋄
lungshengchien@gmail.com
Tsung-Yi Ho⋆
tyho@csie.ncku.edu.tw
Yi-Yu Liu†
yyliu@saturn.yzu.edu.tw

† Department of Computer Science and Engineering, Yuan Ze University, Taiwan 320, R.O.C.
⋆ Institute of Computer Science and Information Engineering, National Cheng Kung University, Taiwan 701, R.O.C.
⋄ Department of Mathematics, National Tsing Hua University, Taiwan 300, R.O.C.

Abstract—Graphic processing unit (GPU), which contains hundreds of processing cores, is becoming a popular device for high performance computation in multi-core era. With strictly computation regularity characteristic, specific algorithms are key challenges for performance speed-up. In this paper, we propose a parallel CUDA-Mikami routing algorithm on NVIDIA’s GPU. A 32-bit routing grid encoding is proposed to simplify wire intersection identification and wire direction recognition. Furthermore, thread-level and warp-level line probing techniques are proposed for vertical and horizontal routings, respectively. The experimental results indicate that the run-time efficiency is promising as compared to traditional CPU-version algorithms.

I. INTRODUCTION

Multi-core processing is an industrial trend for high performance computing since the processor clock frequency has reached its physical limit. As the number of computing cores increases, parallel algorithm is the key to fully utilize the computing power of a multi-core system. Many parallel algorithms have been developed based on various parallel computing architectures [1]. Graphic processing unit (GPU) is traditionally used for graphics and image computations with high computation demands and low data dependency characteristics. In recent years, GPU integrates hundreds of processing cores to fulfill the needs for high definition images and videos. High data throughput is achieved by GPU since many operations can be simultaneously performed on massive homogeneous cores. With the parallel computation capability on GPU, lengthy run-time of some applications can be dramatically improved. Therefore, GPU becomes an attractive device to improve computation performance of various applications.

In modern VLSI physical design, millions of components are required to be connected in a single chip. Routing, which determines wire segments of all interconnections without violating design rules, has become a time-consuming step due to the huge number of instances and chip dimension. Many wire routing algorithms are proposed for various routing objectives and design styles. Among them, maze routing is one of the most important routing algorithms for wire length minimization [2]. However, the run-time complexity and memory requirement of maze routing algorithm result in serious problems in a large-scale VLSI design. Mikami and Tabuchi propose a run-time efficient routing algorithm based on line probing technique [3]. The proposed algorithm guarantees to obtain a routing result with minimum number of bends. In this work, we are motivated to utilize NVIDIA’s GPU computing power for Mikami routing algorithm optimization. To the best of our knowledge, this is the first paper which proposes a GPU-compliant line probing technique for wire routing.

The rest of this paper is organized as follows. We briefly introduce conventional routing algorithms and NVIDIA’s GPU architecture in Section II. Our CUDA-Mikami routing algorithm is proposed in Section III. The experimental results and the race condition issue are discussed in Section IV. Finally, we conclude this paper and point out further research directions in Section V.

II. BACKGROUND

A. Conventional Routing Algorithms

Maze routing, also known as Lee’s algorithm, is a grid-based path-finding technique based on breadth-first search (BFS) algorithm [2]. With the nature of BFS, maze routing algorithm guarantees to obtain a routing result with minimum wire length from source-point to target-point. There are two major stages in maze routing: wave propagation and back trace. In wave-propagation stage, adjacent grids are incremented by 1 from source-point to target-point. In back-trace stage, a routing path is obtained from target-point to source-point. The drawback of a two-dimensional maze routing algorithm is the quadratic run-time complexity and memory storage. A huge number of grid size could significantly impact the efficiency of maze routing algorithm.
Mikami routing algorithm employs line probing technique to speed-up the run time of BFS wave propagation. In line probing stage, with setting both source-point and target-point as base grids, Mikami routing generates two level-1 cross lines (one horizontal wire and one vertical wire) for each base grid. All the grids on the level-l cross lines will become new base grids in next level. Mikami routing iteratively generates cross lines from base grids until there exists cross-line intersection from source and target points. After that, back traces are performed from the intersection point to source-point and target-point, respectively. The actual routing path is completed after back traces. Mikami routing effectively reduces the run time of maze routing algorithm.

In summary, maze routing guarantees for routing result with shortest wire length and Mikami algorithm guarantees for minimum bend count. The search space and time complexity of maze and Mikami algorithms are $O(MN)$ and $O(L)$, respectively, where $M$ and $N$ are the horizontal and vertical grid size, and $L$ is the number of Mikami routing levels. The graph grids data dependency of Mikami algorithm is lower than that of maze algorithm, since Mikami algorithm performs cross line propagation and maze algorithm performs grid-by-grid wave propagation.

### B. Graphic Processing Unit

GPU computing and GPGPU (General-Purpose Computation on Graphics Processing Units) are the techniques of using GPU to perform general purpose computation. GPU is traditionally used for graphics and image computations. Nowadays, GPU collaborates with CPU (host) in a heterogeneous manner for various applications. GPU computing is challenging due to the intrinsic graphic operations in GPU. NVIDIA develops “Compute Unified Device Architecture (CUDA)” parallel programming model to ease the implementation challenges of general purpose GPU computing [4, 5]. Fermi is the latest CUDA programming model [6]. There are plenty of intrinsic functions supported in Fermi to enhance the performance of GPU computing.

In CUDA, thread is a fine-grained pseudo GPU processing unit for each data-parallel and data-independent operation. Each thread is assigned to a GPU streaming processor (SP) for actual execution. Since each GPU contains hundreds of SPs, a GPU program achieves high throughput if most SPs are executing data-parallel tasks simultaneously. A warp, which contains 32 threads, is a scheduling unit on NVIDIA’s GPU. Each warp can be scheduled to a streaming multiprocessor (SM) for execution if all required data is ready. Taking NVIDIA GTX 580 as an example, there are 16 SMs and each SM contains 32 SPs. Hence, there are total 512 SPs in a GTX 580. To fully utilize a GPU, the most important issue is to increase the number of threads for SMs execution. We will use GTX 580 as our implementation platform in this work.

In addition, memory access is another key issue for GPU programming. Since a GPU has its own individual memory hierarchy, data transfer is required between host and GPU memories. To reduce the data transfer overhead between two memories, we need to prevent unnecessary communications between host and GPU. In GTX 580, each off-chip memory access fetches 128-byte data into a cache line. Assume that there are 32 active threads within a warp and each thread requires a 4-byte data. If all 32 required data are not in the same cache line, there are 32 cache misses (off-chip memory accesses) within a warp. This phenomenon is so-called non-coalesced memory access. If all 32 required data are in the same cache line, there is only 1 cache miss (off-chip memory access) within a warp. This phenomenon is so-called coalesced memory access. A warp with non-coalesced memory access will be deferred for a long memory access latency. If all warps are waiting for memory accesses (inactive warps), the SM utilization as well as the GPU data throughput will be drastically reduced. Therefore, coalesced memory access within a warp significantly improves GPU performance. Figure 1 indicates that 7 vertical threads shares one memory access (cache line). However, 7 horizontal threads require 7 memory accesses.

### III. CUDA-Mikami Routing Algorithm

We propose a parallelized CUDA-Mikami routing algorithm on NVIDIA’s GPU. Our algorithm is composed of three stages: preparation stage, CUDA-Mikami stage, and back-trace stage. In the preparation stage, we generate cross lines from source-point and target-point. All grids on the lines are taken as the initial base grids for CUDA-Mikami stage. In CUDA-Mikami stage, vertical and horizontal segments are generated from base grids by using our proposed line probing techniques. All grids on the generated segments are taken as the base grids for next level line probing. The line probing is iteratively performed until an intersection point has been found. Finally, CPU performs back-trace to determine the routing path. Figure 2 illustrates the overall routing algorithm.
A. Routing Grid Encoding

To efficiently utilize the precious memory resource in a GPU, we encode routing level, line source/target, and line direction into a 32-bit integer routing grid. The routing level records the sequence number of line segments. Source/target bit distinguishes the origin of line segments. The direction field indicates line probing directions. Since there are four different directions, we use 0001(1), 0010(2), 0100(4), and 1000(8) to represent rightward, leftward, downward, and upward directions, respectively. Figure 3 illustrates our proposed encoding scheme.

With our proposed encoding scheme, we can easily identify wire intersection by taking XOR operation on the source/target bit of two adjacent grids. The wire intersection type can be recognized according to the direction bits from the grids by Equation 1. \( \text{SourceDir} \) and \( \text{TargetDir} \) represent source-point and target-point directions, respectively. Figure 4 draws all wire intersection types.

\[
\text{intersection type} = (\text{SourceDir} + \text{TargetDir}) \% 8 \tag{1}
\]

B. Line Probing

Line probing marks routing grids according to our proposed encoding scheme. CUDA-Mikami algorithm iteratively generates horizontal and vertical wire segments for line probing. All grids on the generated wires are base grids for next level vertical and horizontal line generations. Since the memory-access patterns of horizontal and vertical lines are different, we separate them into two individual line probings and propose different algorithms to support coalesced memory accesses.

As mentioned in Section II, memory accesses between adjacent routing grids can be easily coalesced in vertical line probing. Therefore, we propose a thread-level approach, which generates a vertical line by one thread. Each thread checks the routability of the corresponding vertical line and marks all routable routing grids. All marked grids in current level are base grids for next level line probings. A thread stops line probing on the first encountered un-routable grid, which contains a boundary grid, an obstacle grid, and a marked grid.

In horizontal line probing, non-coalesced memory accesses occur if we assign a thread to generate one horizontal line. As illustrated in Figure 1, 32 off-chip memory accesses per warp result in huge performance degradation. To avoid non-coalesced memory access and to improve cache hit rate, we propose a warp-level line probing technique, which generates a horizontal line by one warp. Before discussing horizontal line probing using the warp-level approach, we first introduce two CUDA intrinsic functions \( \text{ballot()} \) and \( \text{ffs()} \) [4]. Function \( \text{ballot()} \) evaluates a predication for all 32 threads within a warp and returns an integer. Each thread asserts a bit to 1 if and only if the thread-corresponding predication is evaluated to non-zero. The predication is user-defined and we take the predication as the routability of one grid in this work. Function \( \text{ffs()} \) returns the position of the first asserted bit from least significant bit of an integer. The two intrinsic functions are employed within a warp for routability checking and routable grid marking. Hence, all memory accesses are coalesced within each warp.

In our warp-level horizontal line probing, all 32 threads within a warp handles its corresponding routing grid simultaneously. We use \( \text{ballot()} \) to check the routabilities of 32 adjacent grids. The corresponding bit of each thread
are de-asserted to 0 for routable grid and asserted to 1 for un-routable grid. The routability result obtained by __ballot() is then used for routable grid marking. There are two horizontal routing directions, leftward and rightward. For leftward routing, the __ffs() of routability result specifies the first un-routable grid. For rightward routing, the __ffs() of bitwise reversed routability result specifies the first un-routable grid. After that, the warp marks all routable grids between the base grid and the first un-routable grid. Each warp continues to handle next 32 horizontal routing grids unless an un-routable grid is found. Figure 5 illustrates our horizontal line probing. For simplicity, we assume there are four threads in a warp. Symbols ‘S’ and ‘X’ represent the base grid and obstacle grids, respectively. In Figure 5, the warp checks grid routability and marks routable grids. The horizontal wire segment is completed when the first un-routable grid is found in both directions.

IV. EXPERIMENTAL RESULT AND RACE CONDITION ISSUE

We perform the routing experiments on a Linux-based machine with Intel Core i7 CPU 930 @ 2.80GHz, 8G memory and NVIDIA GeForce GTX 580. Our CUDA-Mikami router is compiled with gcc 4.4.5 and nvcc 4.0.

We randomly generate 10 benchmark designs with thousands of obstacles to evaluate the efficiency of our CUDA-Mikami router. We also implement Mikami router in CPU-version for comparisons. The major difference between CUDA-Mikami and CPU-version Mikami router is the approach of line probing. In CPU-version, we sequentially generate all the lines one-by-one as the conventional Mikami algorithm proposed; in CUDA-Mikami, we use massive threads to generate all the lines simultaneously on NVIDIA’s GPU.

Table I lists our experimental results. We compare the results of CUDA-Mikami, denoted CPU, to the result of CPU Mikami, denoted CPU. Columns No warp and Warp indicate the results of CUDA-Mikami without and with warp-level line probing technique during horizontal line probing, respectively. The ratios of CPU to GPU run-time improvement are listed in column Ratio. According to Table I, memory coalesced line probing achieves 173.9% run-time improvement while memory non-coalesced line probing achieves only 149.1% run-time improvement.

Our next experiment compares the routing quality of CPU and GPU Mikami algorithms. The total number of routing bends are listed in Table II. From Table II, we notice that the routing bend number of CUDA-Mikami are slightly greater than that of CPU Mikami. To understand the bend-count differences between the two routers, we analyze the routing results and identify a race condition issue during line probing.

Since vertical and horizontal line probings employ different line generating techniques, race condition may occur when the two line probings are performed simultaneously. In horizontal line probing, we use function __ballot() to check the routability and function __ffs() to identify the first un-routable grid. All routable grids, between the base grid and the first un-routable grid, will be marked in this level. If an unmarked and routable grid is read by one vertical thread between horizontal routability checking and grid marking, race condition occurs since the grid can be marked by both vertical and horizontal line probings. Taking Figure 6 as an example, CUDA-Mikami marks source bits of all level-1 routable grids to 1 and 0 from source-point and target-point, respectively. After level-1 cross line generation, all the blue grids become base grids. In level-2 cross line generation, assume
TABLE III
RESULTS OF SEPARATED LINE PROBINGS

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>CPU (msec)</th>
<th>GPU (msec)</th>
<th>Ratio (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Combined VH</td>
<td>Separated VH</td>
<td>CPU to GPU</td>
</tr>
<tr>
<td>ben2210x2220</td>
<td>75.93</td>
<td>68.96</td>
<td>67.93</td>
</tr>
<tr>
<td>ben2120x2120</td>
<td>84.40</td>
<td>49.50</td>
<td>85.37</td>
</tr>
<tr>
<td>ben2345x2134</td>
<td>75.83</td>
<td>64.09</td>
<td>64.33</td>
</tr>
<tr>
<td>ben2400x2100</td>
<td>86.98</td>
<td>59.96</td>
<td>65.46</td>
</tr>
<tr>
<td>ben2450x2420</td>
<td>142.90</td>
<td>77.39</td>
<td>90.79</td>
</tr>
<tr>
<td>ben2700x2525</td>
<td>150.18</td>
<td>81.03</td>
<td>104.05</td>
</tr>
<tr>
<td>ben2813x2836</td>
<td>179.46</td>
<td>94.24</td>
<td>115.16</td>
</tr>
<tr>
<td>ben2800x2550</td>
<td>188.81</td>
<td>88.54</td>
<td>119.34</td>
</tr>
<tr>
<td>ben2819x2953</td>
<td>200.65</td>
<td>97.33</td>
<td>126.51</td>
</tr>
<tr>
<td>Average</td>
<td>134.04</td>
<td>74.85</td>
<td>93.74</td>
</tr>
</tbody>
</table>

V. CONCLUSIONS AND FUTURE WORK

In this paper, we have investigated the GPU-based line probing issues. We propose a 32-bit routing grid encoding and a simple equation to efficiently recognize intersection wire directions. Both thread-level and warp-level line probing techniques are proposed to avoid non-coalesced memory access for vertical and horizontal routings, respectively. The experimental results indicate that there is 139% run-time efficiency in average as compared to traditional CPU-version algorithms. Currently, we are extending our single-net CUDA-Mikami router to a multiple-net global router. Since we do not utilize share memory to reduce the number of global memory accesses, there is much room for further performance improvement.

REFERENCES