| 9. | 郭品宜, 黃敬懿, 王俊堯,"用於臨界值邏輯電路的標準表示法的化簡方法", ROC, 2016/12 No. I562002 |
| 8. | 陳勇志,王俊堯,"一種電路之節點增加與移除之方法", ROC, 2015/01 No. I467406 |
| 7. | 陳勇志,王俊堯,"一種快速偵測節點合併並簡化電路之方法", ROC, 2013/11 No. I414955 |
| 6. | Min-Lun Chuang, Chun-Yao Wang, "Reversible Sequential Apparatuses", USA, 2008/10 No. 7432738 |
| 5. | Min-Lun Chuang, Chun-Yao Wang, "Reversible Sequential Element and Reversible Sequential Circuit Thereof", USA, 2008/09 No. 7427876 |
| 4. | 謝禎安,吳世傑,王俊堯, "電路設計之驗證方法", ROC, 2008/01 No. I292541 |
| 3. | Jan-An Hsieh, Shih-Chieh Wu, Chun-Yao Wang, "Method for Verifying a Circuit Design by Assigning Numerical Values to Inputs of the Circuit Design", USA, 2007/11 No. 7302655 |
| 2. | Shing-Wu Tung, Chun-Yao Wang, Jing-Yang Jou, "Built-in Self Verification Circuit for System Chip Design", USA, 2004/11 No. 6675337 |
| 1. | 佟興无,王俊堯,周景揚, "適用於系統晶片設計之內建驗證電路", ROC, 2003/06 No. 181261 |